## **Power MOSFET** 30 V, 52 A, Single N–Channel, SO–8 FL

#### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### Applications


- CPU Power Delivery
- DC–DC Converters



## **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	5.8 mΩ @ 10 V	52 A
30 V	8.5 mΩ @ 4.5 V	52 A



#### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTMFS4C09NT1G	SO–8 FL (Pb–Free)	1500 / Tape & Reel
NTMFS4C09NT3G	SO-8 FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATING Para	Symbol	Value	Unit		
Drain-to-Source Volt	Drain-to-Source Voltage			30	V
Gate-to-Source Volta	Gate-to-Source Voltage			±20	V
Continuous Drain Current R <sub>θJA</sub> (Note 1)		$T_{A} = 25^{\circ}C$ $T_{A} = 80^{\circ}C$	V <sub>GS</sub> I <sub>D</sub>	16.4 12.3	A
Power Dissipation $R_{\theta JA}$ (Note 1)		$T_A = 25^{\circ}C$ $P_D$		2.51	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	25.3	А
Current $R_{\theta JA} \le 10 \text{ s}$ (Note 1)		$T_A = 80^{\circ}C$	1	19.0	
Power Dissipation $R_{\theta JA} \leq 10 \text{ s} (\text{Note 1})$	Steady State	$T_A = 25^{\circ}C$ $P_D$		6.0	W
Continuous Drain		$T_A = 25^{\circ}C$	I <sub>D</sub>	9.0	Α
Current R <sub>θJA</sub> (Note 2)		$T_A = 80^{\circ}C$		6.8	
Power Dissipation $R_{\theta JA}$ (Note 2)		T <sub>A</sub> = 25°C	PD	0.76	W
Continuous Drain		$T_{C} = 25^{\circ}C$	Ι <sub>D</sub>	52	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> =80°C	1	39	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	PD	25.5	W
Pulsed Drain Current	T <sub>A</sub> = 25°	°C, t <sub>p</sub> = 10 μs	I <sub>DM</sub>	146	A
Current Limited by Pa	ackage	T <sub>A</sub> = 25°C	I <sub>Dmax</sub>	80	Α
Operating Junction ar Temperature	Operating Junction and Storage Temperature			–55 to +150	°C
Source Current (Body	Source Current (Body Diode)			23	Α
Drain to Source dV/dt			dV/d <sub>t</sub>	7.0	V/ns
Single Pulse Drain–to–Source Avalanche Energy ( $T_J = 25^{\circ}C$ , $V_{GS} = 10$ V, $I_L = 29 A_{pk}$ , $L = 0.1 \text{ mH}$ , $R_{GS} = 25 \Omega$ ) (Note 3)			E <sub>AS</sub>	42	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C
				-	-

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.

2. Surface-mounted on FR4 board using the minimum recommended pad size.

3. Parts are 100% tested at  $T_J = 25^{\circ}C$ ,  $V_{GS} = 10$  V,  $I_L = 20 A_{pk}$ , EAS = 20 mJ.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ extsf{ heta}JC}$	4.9	
Junction-to-Ambient - Steady State (Note 4)	$R_{\thetaJA}$	49.8	°C/W
Junction-to-Ambient - Steady State (Note 5)	$R_{\thetaJA}$	164.6	C/ VV
Junction-to-Ambient – (t $\leq$ 10 s) (Note 4)	$R_{\thetaJA}$	21.0	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						-	-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 µA		30			V
Drain-to-Source Breakdown Voltage (transient)	V <sub>(BR)DSSt</sub>	$V_{GS} = 0 V$ , $I_{D(aval)} = 8.4 A$ , $T_{case} = 25^{\circ}C$ , $t_{transient} = 100 ns$		34			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				14.4		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$			1.0	
		$V_{DS} = 24 V$	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 6)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.3		2.1	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		4.6	5.8	
		$V_{GS} = 4.5 V$	I <sub>D</sub> = 18 A		6.8	8.5	mΩ
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 1.5 V, I	<sub>D</sub> = 15 A		50		S
Gate Resistance	R <sub>G</sub>	$T_A = 25^{\circ}C$		0.3	1.0	2.0	Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>				1252		pF
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1 MH	z, V <sub>DS</sub> = 15 V		610		
Reverse Transfer Capacitance	C <sub>RSS</sub>				126		
Capacitance Ratio	C <sub>RSS</sub> /C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 15	5 V, f = 1 MHz		0.101		
Total Gate Charge	Q <sub>G(TOT)</sub>				10.9		
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.9		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V; $I_{D}$ = 30 A			3.4		nC
Gate-to-Drain Charge	Q <sub>GD</sub>				5.4		
Gate Plateau Voltage	V <sub>GP</sub>				3.1		V
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			22.2		nC

Turn-On Delay Time	t <sub>d(ON)</sub>		10	
Rise Time	tr	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	32	20
Turn–Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D}$ = 15 A, R <sub>G</sub> = 3.0 $\Omega$	16	ns
Fall Time	t <sub>f</sub>		6.0	


 $\begin{array}{ll} \mbox{6. Pulse Test: pulse width } \le 300 \ \mu \mbox{s, duty cycle } \le 2\%. \\ \mbox{7. Switching characteristics are independent of operating junction temperatures.} \end{array}$ 

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	te 7)						
Turn–On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 Ω			7.0		ns
Rise Time	t <sub>r</sub>				28		
Turn–Off Delay Time	t <sub>d(OFF)</sub>				20		
Fall Time	t <sub>f</sub>				4.0		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{SD} \qquad V_{GS} = 0 V, \\ I_{S} = 10 A \qquad T_{J} = 25^{\circ}C \\ T_{J} = 125^{\circ}C$		0.79	1.1		
			T <sub>J</sub> = 125°C		0.65		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 30 A			31		
Charge Time	t <sub>a</sub>				15		ns
Discharge Time	t <sub>b</sub>				16		
Reverse Recovery Charge	Q <sub>RR</sub>				15		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**









Figure 14. Thermal Response

#### PACKAGE DIMENSIONS



"For additional information on our PD-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the an eregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or icruit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product series and indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out d, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative