

March 2001 Revised January 2005

SSTV16859

Dual Output 13-Bit Register with SSTL-2 Compatible I/O and Reset

General Description

The SSTV16859 is a dual output 13-bit register designed for use with 184 and 232 pin DDR-1 memory modules. The device has a differential input clock, <u>SSTL-2</u> compatible data inputs and a LVCMOS compatible <u>RESET</u> input. The device has been designed to meet the JEDEC DDR module register specifications.

The device has been fabricated on an advanced submicron CMOS process and is designed to operate at power supplies of less than 3.6V's.

Features

- Compliant with DDR-I registered module specifications
- Operates at 2.5V ± 0.2V V_{DD}
- SSTL-2 compatible input structure
- SSTL-2 compliant output structure
- Differential SSTL-2 compatible clock inputs
- Low power mode when device is reset
- Industry standard 64 pin TSSOP package
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Ordering Code:

Order Number	Package Number	Package Description
SSTV16859G (Note 1)(Note 2)	BGA96A	96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
SSTV16859MTD (Note 2)	MTD64	64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Travs.


Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams

Pin Assignment for TSSOP

Q _{13A} -	1	64	−V _{DDQ}
Q _{12A} -	2	63	- GND
^Q 11A −	3	62	– D ₁₃
Q _{10A} –	4	61	− D ₁₂
Q _{9A} –	5	60	− V _{DD}
V _{DDQ} -	6	59	– V _{DDQ}
GND -	7	58	- GND
Q _{8A} –	8	57	– D ₁₁
Q _{7A} -	9	56	− D ₁₀
Q _{6A} -	10	55	– D ₉
Q _{5A} –	11	54	- GND
Q _{4A} =	12	53	– D ₈
Q _{3A} =	13	52	– D ₇
Q _{2A} _	14	51	- RESET
GND -	15	50	- GND
Q _{1A} –	16	49	- ск
Q _{13B} -	17	48	– CK
V _{DDQ} -	18	47	- V _{DDQ}
^Q 12B −	19	46	– v _{dd}
Q _{11B} –	20	45	─ V REF
Q _{10B} -	21	44	– D ₆
Q _{9B} –	22	43	- GND
Q _{8B} –	23	42	– D ₅
Q _{7B} -	24	41	– D ₄
Q _{6В} –	25	40	– D ₃
GND -	26	39	- GND
V _{DDQ} –	27	38	– V _{DDQ}
Q _{5B} -	28	37	- ∨ _{DD}
Q _{4B} -	29	36	– D ₂
Q _{3B} -	30	35	– D ₁
^Q 2B−	31	34	- GND
Q _{1B} -	32	33	– v _{ddq}

Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Name	Description
Q _{1A} -Q _{13A}	SSTL-2 Compatible Register Outputs
Q _{1B} -Q _{13B}	
D ₁ -D ₁₃	SSTL-2 Compatible Register Inputs
RESET	Asynchronous LVCMOS Reset Input
CK	Positive Master Clock Input
CK	Negative Master Clock Input
V_{REF}	Voltage Reference Pin for SSTL level inputs
V_{DDQ}	Power Supply Voltage for Output Signals
V_{DD}	Power Supply Voltage for Inputs
NC	Electrically Isolated No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	NC	NC	NC	NC	NC	NC
В	Q _{12A}	Q _{13A}	GND	GND	NC	NC
С	Q _{10A}	Q _{11A}	GND	GND	NC	NC
D	Q _{8A}	Q _{9A}	V_{DDQ}	V_{DDQ}	D ₁₃	D ₁₂
E	Q _{6A}	Q _{7A}	V_{DDQ}	V_{DD}	D ₁₁	D ₁₀
F	Q _{4A}	Q_{5A}	V_{DDQ}	V_{DD}	D ₉	D ₈
G	Q _{2A}	Q_{3A}	GND	GND	D ₇	RESET
Н	Q _{1A}	Q _{13B}	GND	GND	NC	CK
J	Q _{12B}	Q _{11B}	GND	V_{REF}	NC	CK
K	Q _{10B}	Q_{9B}	V_{DDQ}	V_{DD}	NC	NC
L	Q _{8B}	Q _{7B}	V_{DDQ}	V_{DD}	D ₅	D ₆
M	Q _{6B}	Q_{5B}	V_{DDQ}	V _{DDQ} D ₃		D ₄
N	Q _{4B}	Q _{3B}	GND	GND	D ₁	D ₂
Р	Q _{2B}	Q _{1B}	GND	GND	NC	NC
R	NC	NC	NC	NC	NC	NC
Т	NC	NC	NC	NC	NC	NC

Truth Table

RESET	D _n	СК	СК	Q _n
L	X or Floating	X or Floating	X or Floating	L
Н	L	1	\downarrow	L
Н	Н	1	\downarrow	Н
Н	Х	L	Н	Q _{n-1}
Н	Х	Н	L	Q _{n-1}

L = Logic LOW
H = Logic HIGH
X = Don't Care but not floating unless noted
↑ = LOW-to-HIGH Clock Transition
↓ = HIGH-to-LOW Clock Transition

Q_{n-1} = Output Remains in Previously Clocked State

Functional Description

The SSTV16859 is a 13-bit dual register with SSTL-2 compatible inputs and outputs. Input data is transferred to output data on the rising edge of the differential clock pair. When the $\overline{\text{RESET}}$ signal is asserted LOW all outputs are placed into the LOW logic state and all input comparators are disabled for power savings. Output glitches are prevented by disabling the internal registers more quickly than the input comparators. When $\overline{\text{RESET}}$ is removed, the system designer must insure the clock and data inputs to the


device are stable during the rising transition of the $\overline{\text{RESET}}$ signal.

The SSTL-2 data inputs transition based on the value of V_{REF} . V_{REF} is a stable system reference used for setting the trip point of the input buffers of the SSTV16859 and other SSTL-2 compatible devices.

The $\overline{\text{RESET}}$ signal is a standard CMOS compatible input and is not referenced to the V_{REF} signal.

Logic Diagram

For n = 1 to 13



Absolute Maximum Ratings(Note 3)

Output Voltage (V_O)

Outputs Active (Note 4) -0.5V to $V_{DDQ} + 0.5V$

DC Input Diode Current (I_{IK})

 $V_{I} < 0V$ —50 mA $V_{I} > V_{DD}$ +50 mA

DC Output Diode Current (I_{OK})

 $V_{O} < 0V$ —50 mA $V_{O} > V_{DDQ}$ +50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{DD} or Ground Current

 $\begin{array}{ll} \mbox{per Supply Pin (I$_{DD}$ or Ground)} & \pm 100 \mbox{ mA} \\ \mbox{Storage Temperature Range (T$_{stg})} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \end{array}$

ESD (Human Body Model) ≥ 7000V

Recommended Operating Conditions (Note 5)

Power Supply (V_{DDQ}) 2.3V to 2.7V

Power Supply (V_{DD})

Operating Range V_{DDQ} to 2.7V

Reference Supply

 $\begin{aligned} & (\text{V}_{\text{REF}} = \text{V}_{\text{DDQ}}/2) & \text{1.15 to 1.35} \\ & \text{Termination Voltage (V}_{\text{TT}}) & \text{V}_{\text{REF}} \pm 40 \text{ mV} \end{aligned}$

Input Voltage (VTT) VREF ± 40 IIIV

Output Voltage (V_O)

Output in Active States 0V to V_{DDQ}

Output Current I_{OH}/I_{OL}

 $V_{DD} = 2.3V$ to 2.7V ± 20 mA

Free Air Operating Temperature (T_A) 0°C to +70°C

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: IO Absolute Maximum Rating must be observed.

Note 5: The $\overline{\text{RESET}}$ input of the device must be held at V_{DD} or GND to ensure proper device operation. The differential inputs must not be floating, unless $\overline{\text{RESET}}$ is asserted LOW.

DC Electrical Characteristics (2.3V ≤ V_{DD} ≤ 2.7V)

Symbol	bol Parameter Conditions		(V)	Min	Тур	Max	Units
V _{IKL}	Input LOW Clamp Voltage	I _I = -18 mA	2.3			-1.2	V
V _{IKH}	Input HIGH Clamp Voltage	I _I = +18 mA	2.3			3.5	V
V _{IH-AC}	AC HIGH Level Input Voltage	Data Inputs		V _{REF} +310mV			V
V _{IL-AC}	AC LOW Level Input Voltage	Data Inputs				V _{REF} -310mV	V
V _{IH-DC}	DC HIGH Level Input Voltage	Data Inputs		V _{REF} +150mV			V
V _{IL-DC}	DC LOW Level Input Voltage	Data Inputs				V _{REF} -150mV	V
V _{IH}	HIGH Level Input Voltage	RESET		1.7			V
V _{IL}	LOW Level Input Voltage	RESET				0.7	V
V _{ICR}	Common Mode Input Voltage Range	CK, CK		0.97		1.53	V
V _{I(PP)}	Peak to Peak Input Voltage	CK, CK		360			mV
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 to 2.7	V _{DD} - 0.2			V
		$I_{OH} = -16 \text{ mA}$	2.3	1.95			V
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 to 2.7			0.2	V
		$I_{OL} = 16 \text{ mA}$	2.3		0.35	•	
I _I	Input Leakage Current	$V_I = V_{DD}$ or GND	2.7			±5.0	μΑ
I _{DD}	Static Standby	$\overline{\text{RESET}} = \text{GND}, I_{\text{O}} = 0$				10	μΑ
	Static Operating	$\overline{RESET} = V_{DD}, \; I_{O} = 0$	2.7			0.5	A
		$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$				25	mA
I _{DDD}	Dynamic Operating Current	$\overline{RESET} = V_{DD}, \; I_{O} = 0$					
	Clock Only	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$				120	μΑ/MHz
		CK, CK Duty Cycle 50%					
	Dynamic Operating Current	$\overline{RESET} = V_DD, \; I_O = 0$	2.7				
	per Data Input	$V_I = V_{IH(AC)}$ or $V_{IL(AC)}$	2.1				
		CK, CK Duty Cycle 50%				15	μΑ/MHz
		Data Input = 1/2 Clock					
		Rate 50% Duty Cycle					

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{DD} (V)	Min	Тур	Max	Units
R _{OH}	Output HIGH On Resistance	$I_{OH} = -20 \text{ mA}$	2.3 to 2.7	7		20	Ω
R _{OL}	Output LOW On Resistance	I _{OL} = 20 mA	2.3 to 2.7	7		20	Ω
$R_{O\Delta}$	R _{OH} - R _{OL}	$I_O = 20 \text{ mA}, T_A = 25^{\circ}\text{C}$	2.5			4	Ω

AC Electrical Characteristics (Note 6)

		T _A = 0°C to	Units		
Symbol	Parameter	$V_{DD} = 2.5V$			
		Min	Тур	Max	
f _{MAX}	Maximum Clock Frequency	200			MHz
t _W	Pulse Duration, CK, CK HIGH or LOW (Figure 2)	2.5			ns
t _{ACT} (Note 7)	Differential Inputs Activation Time, data inputs must be LOW after RESET HIGH (Figure 3)	22			ns
t _{INACT} (Note 7)	Differential Inputs De-activation Time, data and clock inputs must be held at valid levels (not floating) after RESET LOW	22			ns
t _S	Setup Time, Fast Slew Rate (Note 8)(Note 9) (Figure 5) Setup Time, Slow Slew Rate (Note 9)(Note 10) (Figure 5)	0.75 0.9			ns
t _H	Hold Time, Fast Slew Rate (Note 8)(Note 10) (Figure 5) Hold Time, Slow Slew Rate (Note 9)(Note 10) (Figure 5)	0.75 0.9			ns
t _{REM}	Reset Removal Time (Figure 7)	10			ns
t _{PHL} , t _{PLH}	Propagation Delay CK, CK to Q _n (Figure 4)	1.1		2.8	ns
t _{PHL}	Propagation Delay RESET to Q _n (Figure 6)			5.0	ns

Note 6: Refer to Figure 1 through Figure 7.

Note 7: This parameter is not production tested.

Note 8: For data signal input slew rate \geq 1 V/ns.

Note 9: For data signal input slew rate \geq 0.5 V/ns and < 1 V/ns.


Note 10: For CK, \overline{CK} signals input slew rates are \geq 1 V/ns.

Capacitance (Note 11)

Symbol	Parameter	Min	Тур	Max	Units	Conditions
C _{IN}	Data Pin Input Capacitance	2.2		3.2	pF	$V_{DD} = 2.5V, V_I = V_{REF} \pm 310 \text{ mV}$
	CK, CK - Input Capacitance	2.2		3.2	pF	$V_{DD} = 2.5V$, $V_{ICR} = 1.25$, $V_{I(PP)} = 360 \text{ mV}$
	RESET	2.3		3.3	pF	$V_{DD} = 2.5V$, $V_I = V_{DD}$ or GND


Note 11: T_A = +25°C, f = 1 MHz, Capacitance is characterized but not tested.

AC Loading and Waveforms (See Notes A through F below)



Note: C_L includes probe and jog capacitance

FIGURE 1. AC Test Circuit



Note: I_{DD} tested with clock and data inputs held at V_{DD} or GND, and $I_{O}=0$ mA.

FIGURE 3. Voltage and Current Waveforms Inputs
Active and Inactive Times





FIGURE 5. Voltage Waveforms - Setup and Hold Times



Data Input VREF VIL

FIGURE 2. Voltage Waveforms - Pulse Duration




FIGURE 4. Voltage Waveforms - Propagation Delay Times




FIGURE 6. Voltage Waveforms - RESET Propagation Delay Times

Note A: All input pulses are supplied by generators having the following characteristics:

PRR \leq 10 MHz, $Z_0=50\Omega,$ input slew rate = 1V/ns \pm 20% (unless otherwise specified).

 $\mbox{\bf Note }\mbox{\bf B}\mbox{:}$ The outputs are measured one at a time with one transition per measurement.

Note C: $V_{TT} = V_{REF} = V_{DD}/2$.

Note D: $V_{IH} = V_{REF} + 310$ mV (AC voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS input.

Note E: $V_{IL} = V_{REF}$ –310 mV (AC voltage levels) for differential inputs. $V_{IL} =$ GND for LVCMOS input.

Note F: Removal time (t_{REM}) is tested with one data input held active HIGH. The propagation time from CK to the corresponding output must meet valid timing specifications for the measurement to be accurate.

Physical Dimensions inches (millimeters) unless otherwise noted ○ 0.10 B 5.5 (0.75) ○ 0.10 A -(0.75) ABCDEFGHJKLMNPRT 0.4 13.5 000000 12 PIN ONE 0.8 23456 96X 0.5^{+0.05} Top **Bottom** 0.15M C A B View 0.08M C View // 0.15 C SEATING PLANE 0.10

NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA96ArevE

96-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA96A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 17.00±0.10 0.65 TYP 4.60 9.20 8.10 6.10±0.10 -H-4.05 2.30 -- D.30 0.50 PIN #1 IDENT. LAND PATTERN RECOMENDATION SEE DETAIL A 1.2 MAX $0.90^{+0.15}_{-0.10}$ -C-0.09-0.20 0.10±0.05 0.50 0.17-0.27 ф | 0.13@|A|B@|C@| .D25(N) -12.00' TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE NOTES: A CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION EF, REF NOTE B, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. SEATING PLANE 0.60±0.10 1 00 C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5N, 1982. DETAIL A MTD64REVB

64-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD64

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com